Reverse Biasing in a P-channel JFET 
Aim of experiment
To investigate the behavior of a P-channel JFET (Junction Field Effect Transistor) under reverse bias conditions, analyze the impact of reverse bias on the gate-source junction, and measure its effect on the drain current and voltage characteristics.